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Abstract Asynchronous circuits is a discipline in which the theory
of concurrency is applied to hardware design	 This paper presents an
overview of a design framework in which Petri nets are used as the main
behavioral model for specication	 Techniques for synthesis analysis and
formal verication of asynchronous circuits are reviewed and discussed	
  Introduction
Finite State Machines has been the most traditional model of computation for
sequential circuits   It is a state	based model in which the system being
in a state reads some inputs writes some outputs and moves to another state
Time is discretized by the notion of cycle which is the time that takes the system
to move from one state to another This model is appropriate to derive circuit
implementations with a periodic signal the clock that dictates the time instants
in which the system changes state The cycle is the 
nest degree of granularity
at which operations are scheduled Thus two operations are concurrent if they
are scheduled at the same cycle The cycle delay is determined by the worst	case
delay the circuit takes to perform the operations scheduled at any of the cycles
Synchronization among operations is implicit ie the initiation of an operation
always starts at a clock edge and completes after a 
xed quantity of cycles at
another clock edge Thus clock edges indicate the initiation and completion of
several actions simultaneously
After a long period of hibernation asynchronous circuits woke up 
fteen
years ago as a potential solution to some of the design problems posed by VLSI
technologies  In asynchronous circuits the sequencing of operations is no
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longer dictated by a clock but by events that indicate the initiation and com
pletion of individual actions The correctness of an asynchronous circuit not only
depends on its structure but also on the timing behavior of the individual gates
and their interaction Thus a circuit can be modeled as a set of processes gates
that communicate through channels wires and modify the state of the system
represented by a set of Boolean variables signals A gate is enabled when the
value of its output is dierent from the value calculated by its logic function An
enabled gate can produce a transition event on the output signal by changing
its value
The view of an asynchronous circuit as a concurrent system makes event	
based models of computation more appropriate for analysis and synthesis For
this reason process algebras such as CSP  and Petri nets  have raised
the interest of the researchers in this discipline
This paper presents an overview of a design methodology for asynchronous
circuits that uses Petri nets as the underlying model for speci
cation synthesis
and veri
cation Section  explains how the behavior of an asynchronous cir	
cuit can be speci
ed by using Petri nets Section  presents a set of sucient
properties for a speci
cation to be implementable as a speed	independent cir	
cuit The techniques to derive an implementation with logic gates are described
in Sect  The retrieval of the actual circuit behavior as a Petri net is known
as back	annotation and is presented in Sect  Finally dierent strategies to

ght against the state explosion problem in analysis and formal veri
cation are
reviewed in Sect 
 Timing diagrams Petri nets and Signal Transition
Graphs
For most circuit designers Petri nets resemble timing diagrams a model to
specify asynchronous interfaces as signal waveforms that explictly indicate the
causality and concurrency relations among signal transitions
Figure a depicts the block diagram of a VME bus controller According
to its functionality the controller has three sets of handshake signals those
interacting with the bus DSr DSw and DTACK those interacting with the
device connected to the bus LDS and LDTACK and that controlling the
transceiver that connects the bus with the device D
The behavior of the controller is as follows a request to read from or write
into the device is received by one of the signals DSr or DSw respectively In a
read cycle a request to read is done through signal LDS When the device has
the data ready LDTACK the controller must open the transceiver to transfer
data to the bus signal D In the write cycle data is 
rst transferred to the
device Next a request to write is done LDS Once the device acknowledges
the reception of the data LDTACK the transceiver must be closed to isolate
the device from the bus Each transaction must be completed by a return	to	zero
of all interface signals seeking for a maximum parallelism between the bus and
the device operations Figure b shows the timing diagram of the READ cycle
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Fig  a VME bus controller b READ cycle c Signal Transition Graph	
Figure c is a Petri net describing the same behavior The events are in	
terpreted as rising  and falling   signal transitions Petri Nets with such
interpretation are called Signal Transition Graphs STG   Three types of
signals can be distinguished in an STG input output and internal The behavior
of the input signals DSr DSw and LDTACK is determined by the environ	
ment The behavior of the output D DTACK and LDS and internal signals
is determined by the system and is the one that must be implemented by the
circuit Typically internal signals are incorporated during the synthesis of the
circuit to solve some implementation problems encoding decomposition and
do not appear in the original speci
cation of the system
Figure  depicts the STG that describes the complete behavior of the con	
troller
 
 Unlike timing diagrams STGs can specify choice and non	determinism
In this example the initial marking models the situation in which the environ	
ment can non	deterministically choose to initiate a read cycle by 
ring DSr
or a write cycle by 
ring DSw
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Fig  STG for the READ and WRITE cycles	
 
Usually places with only one predecessor and one successor transition are not ex

plicitly drawn in STGs
This paper presents a methodology to synthesize asynchronous circuits from
STGs This methodology has been completely automated and implemented in a
synthesis tool called petrify  The speci
cation of the READ cycle shown
in Fig c will be used as an example to illustrate this methodology along the
paper For the sake of simplicity the WRITE cycle will be ignored
 Implementability properties
The goal of the synthesis methodology is to derive a speedindependent circuit
that realizes the speci
ed behavior Speed independence is a property that guar	
antees a correct behavior under the assumption that all gates have an unbounded
delay and all wires have a negligible delay 
A speci
cation must ful
l certain properties to be implementable as a speed	
independent circuit These properties can be better described on the state graph
of the speci
cation
  State Graph
The state graph SG of a speci
cation is the transition system obtained from
the reachability analysis of an STG Each state corresponds to a marking of the
STG and each arc corresponds to the 
ring of a signal transition Figure  shows
the SG of the read cycle speci
ed in Fig c
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Fig  State graph for the READ cycle	
In the SG each state is assigned a binary vector with the value of all signals at
that state For the sake of readability the control signals corresponding to the left
handshake right handshake and data transceiver are separated by dots Enabled
signals are marked with an asterisk For example the state corresponding to the
marking fp

 p

g has the code 
 

 
 indicating thatDSr and D are at  and
DTACK LDTACK and LDS are at  Moreover signals DTACK and LDS
are both enabled ie ready to change their value The initial state corresponds
to the marking fp

 p
 
g and all signals at 
  Properties for implementability
The properties required for the speci
cation to be implementable as a speed	
independent circuit are the following
 Boundedness of the STG that guarantees the SG to be 
nite
 Consistency of the STG that consists in ensuring that the rising and falling
transitions of each signal alternate in all possible runs of the speci
cation
 Completeness of state encoding that ensures that there are no two dierent
states with the same signal encoding and dierent behavior of the output or
internal signals
 Persistency of signal transitions in such a way that no signal transition can
be disabled by another signal transition unless both signals are inputs This
property ensures that no short glitches known as hazards will appear at the
disabled signals
The SG of Fig  ful
ls boundedness consistency and persistency However
it does not have completeness of state encoding The states corresponding to
the markings fp

g and fp

 p

g have the same code Moreover the behavior of
the output signals in those states is dierent In the state fp

g the event D is
enabled whereas in the state fp

 p

g the event LDS  is enabled Intuitively
this means that the information provided by the value of the signals is not enough
to determine the future behavior of the system This will result in an ambiguity
in the de
nition of the next	state logic functions
 Logic Synthesis
The goal of logic synthesis is to derive a gate netlist that implements the be	
havior de
ned by the speci
cation For simplicity we will illustrate this step by
synthesizing a speed	independent circuit for the read cycle of the VME bus see
Fig 
The main steps in logic synthesis are the following
 Encode the SG in such a way that the complete state coding property holds
This may require the addition of internal signals
 Derive the nextstate functions for each output and internal signal of the
circuit
 Map the functions onto a netlist of gates
 Complete State Coding
As mentioned in Sect  the SG of Fig  has state conicts A possible method
to solve this problem is to insert new state signals that disambiguate the encoding
conicts Figure  depicts a new SG in which a new signal csc has been inserted
Now the next	state functions for signals LDS and D can be uniquely de
ned
The insertion of new signals must be done in such a way that the resulting SG
preserves the properties for implementability
DSr+
csc0+
DTACK-
LDS+
LDTACK-
LDTACK+
LDTACK-
DSr+LDS- LDTACK-
DTACK-LDS-DSr+
D+ LDS-DTACK-
DTACK+ D-
DSr- csc0-
100000*
0*00000
100*101
1000*01
10110*1
10*1111
1*11111
011111*
01111*0
01*11*00
01*1*0000*011*00
1011*00
101*000
0*01*000
01*0000
<DSr,DTACK,LDTACK,LDS,D,csc0>
Fig  SG for the READ cycle with complete state coding	
 NextState Functions
When an SG ful
lls all the implementability properties a next	state function
can be derived for each non	input signal
Given a signal z we can classify the states of the SG into four sets posi	
tive and negative excitation regions ERz and ERz  and quiescent regions
QRz and QRz 
A state belongs to ERz if z   and z is enabled in that state In this
situation the value of the signal is denoted by 
 
in the SG A state belongs to
QRz if s is in stable  state These de
nitions are analogous for ERz  and
QRz 
The next	state function for a signal z is de
ned as follows
f
z
s 
 


 if s  ERz  QRz
 if s  ERz   QRz 
  otherwise
where s denotes the binary code of a state The fact that f
z
s    indicates
that there is no state with such code in the SG and thus s can be considered
as a dont care condition for Boolean minimization
Once the next	state function has been derived Boolean minimization can be
performed to obtain a logic equation that implements the behavior of the signal
In this step it is crucial to make an ecient use of the dont care conditions
derived from those binary codes not corresponding to any state of the SG For
the example of Fig  the following equations can be obtained
D  LDTACK  csc LDS  D  csc
DTACK  D csc  DSr  csc  LDTACK
A well known result in the theory of asynchronous circuits is that any cir	
cuit implementing the next	state function of each signal with only one atomic
complex gate is speed independent By atomic gate we mean a gate without
internal hazardous behavior   Two possible hazard	free gate mappings
for the next	state function of the READ cycle example are shown in Fig a
and b
However there could be two obstacles in the actual implementation of the
next state functions
 a logic function can be too complex to be mapped into one gate available in
the library
 the solution requires the use of gates which are not typically present in
standard synchronous libraries
The second is the case with the solution in Fig a A gate drawn as a circle
with Cis the so	called C	element  a popular asynchronous latch with the
next state function c  a  b  c  a  b Its output c goes high low if
both inputs a and b go high low otherwise it keeps the previous value
Decomposing the circuit into a set of simpler gates that can be implemented
in a given technology is a problem that has been studied by several authors 
  
  Size of the state space
The derivation of Boolean equations from a speci
cation requires to calculate
the encoding of all the states of the system Unfortunately the size of the state
space of a concurrent system can be exponential on the size of the speci
cation
The existing tools for synthesis of asynchronous circuits use dierent methods
to 
ght against the state explosion problem In Burstmode automata concur	
rency is restricted in such a way that bursts of input and output events are
serialized  Thus the behavior can be represented by a Mealy	like automata
with a manageable number of states in which the concurrency is annotated as
inputoutput bursts on the arcs of the automata
When no constraints are imposed on the type of concurrency manifested by
the system the knowledge and manipulation of the state space usually becomes
the dominant part on the complexity of the synthesis algorithms This is the
case when Petri nets are used as the speci
cation formalism Dierent strategies
have been used to calculate the state space
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(b)
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input gates
 Restrict the speci
cation to a certain class of Petri nets eg Free	choice
Petri nets  and use structural methods that can manipulate the state
space by only analyzing the underlying graph of the net and without ex	
plicitly generating the states  Techniques for the ecient calculation of
concurrency relations are crucial in this context 
 Annotate timing on the events eg minmax 
ring delays and calculate the
reduced state space reachable only under the speci
ed timing constraints
This is the approach used for the synthesis of timed asynchronous circuits 
 Use symbolic methods such as Binary Decision Diagrams  to implicitly
represent and manipulate the complete state space This is the approach
used in the synthesis tool petrify 
 Backannotation
As important as the structure of the circuit resulting from the synthesis of the
speci
cation is the actual behavior of the circuit During synthesis internal sig	
nals might have been added to encode the states and decompose complex gates
On the other hand and although paradoxical reducing concurrency  is
one of the proposed approaches to improve the eciency of the 
nal circuit
Reducing concurrency directly results in a reduction of the state space and thus
in an increase of the dont care conditions for logic minimization In general
concurrency reduction produces smaller circuits but it may also produce faster
circuits the system manifests less concurrency but the events take less time to

re
In the synthesis ow signal insertion and concurrency reduction are usually
performed at the level of SG Providing a behavioral description of the syn	
thesized circuit with the same formalism used for speci
cation eg Petri nets
allows the designer to easily interact with the synthesis framework and manually
introduce those optimizations that automatic tools cannot 
nd
The problem of deriving a Petri net from a transition system was 
rst tackled
in  and studied by other authors   In these works the theory of regions
was developed to characterize the class of transition systems which correspond
to elementary Petri nets That work was extended in  to propose algorithms
for the synthesis of safe Petri nets from any 
nite transition system This work
was crucial to provide the synthesis tool petrify  the capability of deriving
a succint behavioral description of the synthesized circuits
An example of back	annotation is presented in Fig  The circuit is an imple	
mentation of the READ cycle speci
ed in Fig a In this implementation only
combinational 	input gates have been used With respect to the original spec	
i
cation two new signals have been incorporated csc to uniquely encode the
states as shown in Fig  and map to decompose a complex gate into smaller
gates By using the theory of regions the Petri net of Fig b is automatically
synthesized and shown to the designer for analysis of the circuits behavior
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Fig  a A 
input gate circuit with no latches b circuit behavior	
 Analysis and formal veri	cation
Analysis and formal veri
cation are used at dierent stages of the design ow of
asynchronous circuits In particular for
 Property verication After specifying the design it is required to check im	
plementability properties to answer the following question Can the speci
	
cation be implemented with an asynchronous circuit   Other prop	
erties of the speci
cation can be of interest as well eg absence of deadlocks
fairness in serving requests etc General purpose veri
cation techniques can
be employed for this analysis 
 Implementation verication After the design has been done fully automat	
ically or with some manual intervention it is often desirable to check that
the implementation conforms the given speci
cation  
 Performance analysis and separation between events is required a for de	
termining the latency and throughput of the circuit and b for logic opti	
mization based on timing information  
 Techniques
As mentioned in Sect  the state space of a concurrent speci
cation is
one of the major bottlenecks for the analysis of this type of systems Here we
present some techniques that have been succesfully applied in the area of formal
veri
cation of asynchronous circuits
 Symbolic Binary Decision Diagram	based BDD  traversal of a reacha	
bility graph allows its implicit representation which is generally much more
compact than an explicit enumeration of states 
 Partial order reductions   stubborn sets  identi
cation method 
can abstract and ignore many of the irrelevant states for the veri
cation of
certain properties
 Structural properties of Petri nets eg place invariants can provide fast
upper approximation of the reachability space    and can be also used
for dense variable encoding of states in the reachability graph Structural
reductions are useful as a preprocessing step in order to simplify the structure
of the net before traversal or analysis keeping all important properties
 Unfoldings   are 
nite acyclic pre
xes of the Petri net behavior rep	
resenting all reachable markings They are often more compact than the
reachability graph and well	suited for extracting ordering relations between
places and transitions concurrency conict and precedence Dierent types
of unfoldings are also used for performance analysis 
As an example we next illustrate how structural properties of a Petri net and
BDD	based representations can be combined for an ecient analysis of the state
space Figure  is the result of applying linear reductions to the STG from Fig 
Using more elaborate reductions place and transition fusions it is possible to
reduce the whole Petri net from Fig c to a single self	loop transition 
The BDD	based method used for deriving the transition function and calcu	
lating the reachable markings of a Petri net are similar to those used for reach	
ability analysis and equivalence checking of 
nite state machines  starting
from the initial marking and by iteratively applying the transition relation un	
til a 
x point is reached the characteristic function of the reachability set is
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Fig 	 STG after linear reduction and two state machine components
calculated Under the assumption that the Petri net is safe one could use a
naive encoding such as one Boolean variable per place to encode the markings
However this may be too costly for large speci
cations
The following observation can be made the sets of places P

 fp

 p

 p

g
and P
 
 fp

 p
 
 p

 p

g of the Petri net in Fig  de
ne two state machines
  with the sets of transitions T

 fBDEg and T
 
 fABCD Fg
respectively This information can be structurally obtained by using algebraic
methods State machines see Fig  correspond to place	invariants of the Petri
net and preserve their token count in all reachable markings Therefore the
following are two invariants for the net
I
 
p

 p

 p

  Mp

 Mp

 Mp

  
I

p

 p
 
 p

 p

  Mp

 Mp
 
 Mp

 Mp

  
If invariants I
 
p

 p

 p

 and I

p

 p
 
 p

 p

 are represented as Boolean func	
tions eg by using BDDs then the conjunction on these two functions give for
this example the characteristic function of the exact reachability set of markings
In general a conjunction of any set of invariants gives an upper approximation
of the reachability set which is useful for conservative veri
cation
On the other hand and by using the previous invariants a dense encoding for
places with the vector of Boolean variables V  v

 v
 
 v

 v

 can be proposed
see Table 
Table  Encoding for the places and reachable markings of the Petri net in Fig	 	
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v

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fp
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g v

v
 
v

v

p
is the characteristic function of a place and represents the those markings
that have a token in place p whereas 
M
is the characteristic function of marking
M  The set of variables v

and v
 
is used to encode the places involved in the
invariant I
 
 Similarly v

and v

are used to encode the places involved in the
invariant I

 Place p

supports both invariants and is encoded with variables
from both sets The characteristic function of all reachable markings RV  can
be represented by a single Boolean equation obtained as the disjunction of the
characteristic functions of the markings When simpli
ed the equation can be
represented as follows
RV   v

v

 v

  v

v

v

 v

 v

v


With RV  it is possible to verify properties of the net For example one
might what to verify that transitions D and F are not concurrent

 This can
be veri
ed by proving that there is no reachable marking in which both transi	
tions are enabled The characteristic function of D and F being enabled can be
represented as
EnabledD  EnabledF   
p
 
 
p

 
p


Therefore the characteristic function of the markings in which both transitions
are enabled is
RV   EnabledD  EnabledF 
It can be easily observed that this logic proposition is a contradiction thus
proving that there is no reachable marking in which D and F are enabled
This type of techniques has been succesfully applied to verify concurrent
systems speci
ed with Petri nets 

 Conclusions
Event	based models for concurrency are being used for the speci
cation synthe	
sis analysis and veri
cation of asynchronous circuits Among them Petri nets
seem to be the most appropriate model that oers the following features
 A succint representation of the behavior of concurrent systems with no re	
striction on the type of allowed concurrency among events
 A easy calculation and manipulation of the state space thus enabling the
use of ecient techniques for state encoding and logic synthesis
 An intermediate representation for higher	level formalisms like process alge	
bras

This property can be easily veried by using algebraic methods	 Here we only want
to illustrate the mechanics of formal verication when using symbolic encoding tech

niques	
Asynchronous circuit design is still in its prehistory In the future we foresee
an increasing interest in such type of circuits and design methodologies High	
level synthesis tools will be constructed and used in a broader set of applications
For this reason techniques to synthesize and verify highly	complex concurrent
systems will be required This is an area where theoreticians on concurrency
have a chance to apply their 
ndings and collect new challenging problems to
solve
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